sSDR rev2 Host Register Reference

This page is generated from CSV sources.

Quick Navigation

Module overview

Module	Address range	Typical use
FPGACFG	0x0000 - 0x001F	Board ID/revision, stream mode, RF/TDD controls, LMS enable/reset
PLLCFG	0x0020 - 0x003F	PLL status, divider/multiplier values, phase configuration
TSTCFG	0x0060 - 0x007F	Clock/test control and status counters
PERIPHCFG	0x00C0 - 0x00D3	GPIO and peripheral routing/enable controls
MEMCFG	0xFFE0 - 0xFFFF	Reserved memory-mapped window

FPGACFG Registers (0x0000 - 0x001F)

FPGACFG registers

Address	Default	Name	Description
0x0000	0x001B	board_id	Board ID
0x0001		major_rev	Major revision
0x0002		compile_rev	Compile revision
0x0003	0x0000	-	Reserved.
0x0004	0x0000	-	Reserved.
0x0005	0x0000	-	Reserved.
0x0006	0x0000	-	Reserved.
0x0007	0x0003	ch_en	Channel enable
0x0008	0x0102	stream_ctrl	Sample width and interface mode control.
0x0009	0x0003	txpct_ctrl	TX packet-loss flag clear and timestamp reset control.
0x000A	0x0000	rf_tdd_ctrl	RF switch, TDD, pattern generation, and unified RX/TX enable control.
0x000B	0x0000	-	Reserved.
0x000C	0x0003	-	Reserved.
0x000D	0x0000	-	Reserved.
0x000E	0x0000	rx_packet_samples	RX packet size in samples.
0x000F	0x03FC	-	Reserved.
0x0010	0x0001	txant_pre	Number of samples to delay turning on the internal TDD signal.
0x0011	0x0001	txant_post	Number of samples to delay turning off the internal TDD signal.
0x0012	0xFFFF	-	Reserved.
0x0013	0x6F6B	lms_misc_ctrl	LMS7002 digital-interface and hard-enable control.
0x0014	0x0003	-	Reserved.
0x0015	0x0000	-	Reserved.
0x0016	0x0000	-	Reserved.
0x0017	0x2340	-	Reserved.
0x0018	0x0003	lms_clk_ctrl	LMS power, clock-source, and reset control.
0x0019	0x1000	rx_packet_size	RX packet size in bytes.
0x001A	0x0000	-	Reserved.
0x001B	0x0000	-	Reserved.
0x001C	0x0000	-	Reserved.
0x001D	0x00FF	-	Reserved.
0x001E	0x0003	-	Reserved.
0x001F	0xD090	-	Reserved.

PLLCFG Registers (0x0020 - 0x003F)

PLLCFG registers

Address	Default	Name	Description
0x0020	0x0000	c1 phase	Phase value for PLL output clock 1.
0x0021	0x0001	pll_status	PLL and phase-configuration status.
0x0022	0x0000	pll_lock_status	PLL error and TX/RX PLL lock status.
0x0023	0x0000	pll_ctrl	PLL reconfiguration control.
0x0024	0x0000	-	Reserved.
0x0025	0x01F0	-	Reserved.
0x0026	0x000A	mn_bypass_ctrl	PLL multiplier/divider bypass.
0x0027	0x0AAA	c01_bypass_ctrl	PLL output-divider bypass.
0x0028	0xAAAA	-	Reserved.
0x0029	0xAAAA	-	Reserved.
0x002A	0x0000	n_cnt	PLL divider value.
0x002B	0x0000	m_cnt	PLL multiplier value.
0x002C	0x0000	m_frac(lsb)	PLL multiplier fractional value, LSB.
0x002D	0x0000	m_frac(msb)	PLL multiplier fractional value, MSB.
0x002E	0x0000	c0_cnt	PLL output 0 divider value.
0x002F	0x0000	c1_cnt	PLL output 1 divider value.
0x0030	0xEFFF	auto_phcfg_smpls	Number of samples used during auto phase configuration.
0x0031 - 0x003F	0x0000	-	Reserved.

TSTCFG Registers (0x0060 - 0x007F)

TSTCFG registers

Address	Default	Name	Description
0x0060	0x0000	-	Reserved.
0x0061	0x0000	test_en	Test start bits for sys_clk, LMS_TX_CLK, and GNSS.
0x0062 - 0x0064	0x0000	-	Reserved.
0x0065	0x0000	test_cmplt	Test-complete bits for sys_clk, LMS_TX_CLK, and GNSS.
0x0066	0x0000	-	Reserved.
0x0067	0x0000	test_rez	Test result bits
0x0068	0x0000	-	Reserved.
0x0069	0x0000	sys_clk_cnt	Count of sys_clk cycles
0x006A - 0x006D	0x0000	-	Reserved.
0x006E - 0x0071	0x0000	-	Reserved.
0x0072	0x0000	lms_tx_clk_cnt	Low 16 bits of LMS TX clock test counter.
0x0073	0x0000	lms_tx_clk_cnt	Bits 23:16 of LMS TX clock test counter.
0x0074 - 0x007C	0x0000	-	Reserved.
0x007D	0xAAAA	tx_tst_i	TX test value for I channel.
0x007E	0x5555	tx_tst_q	TX test value for Q channel.
0x007F	0x0000	-	Reserved.

PERIPHCFG Registers (0x00C0 - 0x00D3)

PERIPHCFG registers

Address	Default	Name	Description
0x00C0	0x0002	board_gpio_ovrd	GPIO override control. 0 = dedicated function, 1 = user override.
0x00C1 - 0x00C3	0x0000	-	Reserved.
0x00C4	0x0000	board_gpio_dir	Onboard GPIO direction. 0 = input, 1 = output.
0x00C5	0x0000	-	Reserved.
0x00C6	0x0000	board_gpio_val	GPIO output value. 0 = low, 1 = high.
0x00C7 - 0x00C9	0x0000	-	Reserved.
0x00CA	0x0000	periph_input_sel	PPS input source select. 0 = GNSS_1PPS, 1 = 1PPSI_GPIO1.
0x00CB - 0x00D1	0x0000	-	Reserved.
0x00D2	0x0003	periph_en	Peripheral enables: clock-out routing, GNSS reset, GNSS standby.
0x00D3	0x0000	-	Reserved.

MEMCFG Registers (0xFFE0 - 0xFFFF)

MEMCFG registers

Address	Default	Name	Description
0xFFE0 - 0xFFFF	0x0000	-	All MEMCFG addresses in this documented range are reserved.

Register Bitfield Reference

Bit fields below are shown from MSB to LSB where applicable.

0x0000 - board_id

Address: 0x0000 | Default: 0x001B | Access: R

Bit(s)	Field	Values	Description
[15:0]	board_id		Board ID, read only.

0x0001 - major_rev

Address: 0x0001 | Default: not specified | Access: R

Bit(s)	Field	Values	Description
[15:0]	major_rev		Major revision, read only.

0x0002 - compile_rev

Address: 0x0002 | Default: not specified | Access: R

Bit(s)	Field	Values	Description
[15:0]	compile_rev		Compile revision, read only.

0x0003 - reserved

Address: 0x0003 | Default: not specified | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0004 - reserved

Address: 0x0004 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0005 - reserved

Address: 0x0005 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0006 - reserved

Address: 0x0006 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0007 - ch_en

Address: 0x0007 | Default: 0x0003 | Access: R/W

Bit(s)	Field	Values	Description
[1:0]	ch_en	01 = A, 10 = B, 11 = A+B	Channel selection.

0x0008 - stream_ctrl

Address: 0x0008 | Default: 0x0102 | Access: R/W

Bit(s)	Field	Values	Description
[9]	synch_dis	0 = enabled, 1 = disabled	Packet synchronization using timestamps.
[8]	mimo_int_en	0 = disabled, 1 = enabled	MIMO mode.
[7]	trxiq_pulse	0 = off, 1 = on	TRXIQ pulse mode.
[6]	ddr_en	0 = SDR, 1 = DDR	DIQ interface mode.
[1:0]	smpl_width	10 = 12-bit, 00 = 16-bit	Sample width selection.

0x0009 - txpct_ctrl

Address: 0x0009 | Default: 0x0003 | Access: R/W

Bit(s)	Field	Values	Description
[1]	txpct_loss_clr	0 - Normal operation (Default) 1 - Rising edge clears flag	TX packets dropping flag clear
[0]	smpl_nr_clr	0 - Normal operation (Default) 1 - Timestamp is cleared	Reset_timestamp

0x000A - rf_tdd_ctrl

Address: 0x000A | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[11]	rf_sw_auto_en	0/1	Control RF switches by internal TDD signal.
[10]	tx_cnt_en	0/1	Counter test pattern on TX.
[9]	tx_ptrn_en	0/1	Test pattern on TX.
[8]	rx_ptrn_en	0/1	Test pattern on RX.
[7]	tdd_invert	0/1	Invert external TDD signal.
[6]	tdd_auto_en	0/1	Control external TDD signal by internal TDD signal.
[5]	tdd_manual	0/1	Manual value of external TDD signal.
[4]	tx_rf_sw	0 = TX2, 1 = TX1	TX RF switch select.
[3:2]	rx_rf_sw	00 = RX_W, 01 = RX_L, 10 = RX_H, 11 = NC	RX RF switch select.
[0]	rx_en	0/1	Unified RX/TX enable.

0x000B - reserved

Address: 0x000B | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x000C - reserved

Address: 0x000C | Default: 0x0003 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x000D - reserved

Address: 0x000D | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x000E - rx_packet_samples

Address: 0x000E | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	RX_PACKET_SAMPLES		RX packet size in samples.

0x000F - reserved

Address: 0x000F | Default: 0x03FC | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0010 - txant_pre

Address: 0x0010 | Default: 0x0001 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	txant_pre		Number of samples to delay turning on the internal TDD signal.

0x0011 - txant_post

Address: 0x0011 | Default: 0x0001 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	txant_post		Number of samples to delay turning off the internal TDD signal.

0x0012 - reserved

Address: 0x0012 | Default: 0xFFFF | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0013 - lms_misc_ctrl

Address: 0x0013 | Default: 0x6F6B | Access: R/W

Bit(s)	Field	Values	Description
[15:8]	LMS_TXRXEN_MUX_SEL		LMS TX/RX hard-enable source mux selection.
[6]	LMS1_RXEN	0=Disabled,1=Enabled	LMS1 RX hard enable.
[5]	LMS1_TXEN	0=Disabled,1=Enabled	LMS1 TX hard enable.
[4]	LMS1_TXNRX2	0=TXIQ,1=RXIQ	LMS1 port 2 mode selection.
[3]	LMS1_TXNRX1	0=TXIQ,1=RXIQ	LMS1 port 1 mode selection.
[2]	LMS1_CORE_LDO_EN	0=Disabled,1=Enabled	LMS1 internal LDO enable.
[1]	LMS1_RESET	0=Reset active,1=Inactive	LMS1 hardware reset.

0x0014 - reserved

Address: 0x0014 | Default: 0x0003 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0015 - reserved

Address: 0x0015 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0016 - reserved

Address: 0x0016 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0017 - reserved

Address: 0x0017 | Default: 0x2340 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0018 - lms_clk_ctrl

Address: 0x0018 | Default: 0x0003 | Access: R/W

Bit(s)	Field	Values	Description
[3]	CORE_LDO_EN	0/1	LMS internal LDO control.
[2]	EXT_CLK	0 = onboard, 1 = external	Clock source selection.
[1]	TCXO_EN	0/1	Onboard clock enable.
[0]	LMS_RST	0 = reset active, 1 = reset inactive	LMS hardware reset.

0x0019 - rx_packet_size

Address: 0x0019 | Default: 0x1000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	RX_PACKET_SIZE		RX packet size in bytes.

0x001A - reserved

Address: 0x001A | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x001B - reserved

Address: 0x001B | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x001C - reserved

Address: 0x001C | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x001D - reserved

Address: 0x001D | Default: 0x00FF | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x001E - reserved

Address: 0x001E | Default: 0x0003 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x001F - reserved

Address: 0x001F | Default: 0xD090 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0020 - c1 phase

Address: 0x0020 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	value		Phase value for PLL output clock 1.

0x0021 - pll_status

Address: 0x0021 | Default: 0x0001 | Access: R

Bit(s)	Field	Values	Description
[3]	phcfg_error	status	Phase configuration error, documented as unused.
[2]	phcfg_done	status	Phase configuration done, read only.
[1]	pllcfg_busy	status	PLL configuration busy, read only.
[0]	pllcfg_done	status	PLL configuration done, read only.

0x0022 - pll_lock_status

Address: 0x0022 | Default: 0x0000 | Access: R

Bit(s)	Field	Values	Description
[1]	pll_lock_rx	0=No lock,1=Locked	RX PLL lock status.
[0]	pll_lock_tx	0=No lock,1=Locked	TX PLL lock status.

0x0023 - pll_ctrl

Address: 0x0023 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[14]	phcfg_mode	0 = manual, 1 = auto	Phase configuration mode.
[7:3]	pll_ind	0000 = TX PLL, 0001 = RX PLL	PLL index.
[1]	phcfg_start	0->1 edge	Start phase configuration on transition.

0x0024 - reserved

Address: 0x0024 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0025 - reserved

Address: 0x0025 | Default: 0x01F0 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0026 - mn_bypass_ctrl

Address: 0x0026 | Default: 0x000A | Access: R/W

Bit(s)	Field	Values	Description
[3]	m_byp	0=normal,1=bypass	M counter bypass control.
[1]	n_byp	0=normal,1=bypass	N counter bypass control.

0x0027 - c01_bypass_ctrl

Address: 0x0027 | Default: 0x0AAA | Access: R/W

Bit(s)	Field	Values	Description
[3]	c1_byp	0=normal,1=bypass	C1 output-divider bypass control.
[1]	c0_byp	0=normal,1=bypass	C0 output-divider bypass control.

0x0028 - reserved

Address: 0x0028 | Default: 0xAAAA | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0029 - reserved

Address: 0x0029 | Default: 0xAAAA | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x002A - n_cnt

Address: 0x002A | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	n_cnt		PLL divider value.

0x002B - m_cnt

Address: 0x002B | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	m_cnt		PLL multiplier value.

0x002C - m_frac(lsb)

Address: 0x002C | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	m_frac_l		PLL multiplier fractional value, LSB.

0x002D - m_frac(msb)

Address: 0x002D | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	m_frac_h		PLL multiplier fractional value, MSB.

0x002E - c0_cnt

Address: 0x002E | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	c0_cnt		PLL output 0 divider value.

0x002F - c1_cnt

Address: 0x002F | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	c1_cnt		PLL output 1 divider value.

0x0030 - auto_phcfg_smpls

Address: 0x0030 | Default: 0xEFFF | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	auto_phcfg_smpls		Number of samples used during auto phase configuration.

0x0060 - reserved

Address: 0x0060 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0061 - test_en

Address: 0x0061 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[2]	test_en[2]	0/1	GNSS test start.
[1]	test_en[1]	0/1	LMS TX clock test start.
[0]	test_en[0]	0/1	System clock test start.

0x0065 - test_cmplt

Address: 0x0065 | Default: 0x0000 | Access: R

Bit(s)	Field	Values	Description
[2]	test_cmplt[2]	status	GNSS test complete.
[1]	test_cmplt[1]	status	LMS TX clock test complete.
[0]	test_cmplt[0]	status	System clock test complete.

0x0066 - reserved

Address: 0x0066 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0067 - test_rez

Address: 0x0067 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[2]	test_rez[2]		GNSS test result.
[1]	test_rez[1]		LMS TX clock test result.
[0]	test_rez[0]		System clock test result.

0x0068 - reserved

Address: 0x0068 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x0069 - sys_clk_cnt

Address: 0x0069 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	sys_clk_cnt		Count of sys_clk cycles

0x0072 - lms_tx_clk_cnt

Address: 0x0072 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	lms_tx_clk_cnt		Low 16 bits of LMS TX clock test counter.

0x0073 - lms_tx_clk_cnt

Address: 0x0073 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:8]	-
[7:0]	lms_tx_clk_cnt		Bits 23:16 of LMS TX clock test counter.

0x007D - tx_tst_i

Address: 0x007D | Default: 0xAAAA | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	tx_tst_i		TX test value for I channel.

0x007E - tx_tst_q

Address: 0x007E | Default: 0x5555 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	tx_tst_q		TX test value for Q channel.

0x007F - reserved

Address: 0x007F | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x00C0 - board_gpio_ovrd

Address: 0x00C0 | Default: 0x0002 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	board_gpio_ovrd	0 = dedicated function, 1 = user override	GPIO override control. Separate bits controls corresponding GPIO

0x00C4 - board_gpio_dir

Address: 0x00C4 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	board_gpio_dir	0 = input, 1 = output.	Onboard GPIO direction.

0x00C5 - reserved

Address: 0x00C5 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.

0x00C6 - board_gpio_val

Address: 0x00C6 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	board_gpio_val	0 = low, 1 = high.	GPIO output value.

0x00CA - periph_input_sel

Address: 0x00CA | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	periph_input_sel	0 = GNSS_1PPS, 1 = 1PPSI_GPIO1.	PPS input source select.

0x00D2 - periph_en

Address: 0x00D2 | Default: 0x0003 | Access: R/W

Bit(s)	Field	Values	Description
[2:0]	PERIPH_EN		Peripheral enables: clock-out routing, GNSS reset, GNSS standby.

0x00D3 - reserved

Address: 0x00D3 | Default: 0x0000 | Access: R/W

Bit(s)	Field	Values	Description
[15:0]	-		Reserved.